The unified steady-state simulation model is a simulation block that covers common unified soft-switching cells operations [1] [2] [3] [4] , with defined inputs and outputs, and can be used in topologies simulation. The user can choose the switching cell type and can connect the developed simulation model in the desired topology configuration. In addition to the measurement information that can be obtained from the circuitry around the unified simulation model, the simulation block includes some additional nodes (other than the inputs and outputs) that give internal switching cell information such as switching voltages and currents. The model is based on mathematical equations and does not contain switching elements, resulting in faster simulation times and smaller file size and greatly minimizes simulation convergence problems.
I. INTRODUCTION
The unified steady-state simulation model is a simulation block that covers common unified soft-switching cells operations [1] [2] [3] [4] , with defined inputs and outputs, and can be used in topologies simulation. The user can choose the switching cell type and can connect the developed simulation model in the desired topology configuration. In addition to the measurement information that can be obtained from the circuitry around the unified simulation model, the simulation block includes some additional nodes (other than the inputs and outputs) that give internal switching cell information such as switching voltages and currents. The model is based on mathematical equations and does not contain switching elements, resulting in faster simulation times and smaller file size and greatly minimizes simulation convergence problems.
The proposed unified simulation model is implemented in Pspice/Orcad® simulation software to provide a model that can be used as a part of complete simulation schematic that may include other models in Pspice/Orcad®. Using mathematical equations approach to implement the model requires the ability to implement programming loops and perform instructions in certain sequence, which was the main challenge in this work because of the fact that Pspice/Orcad® is not a programming language and softswitching cells have complicated set of equations that describe the operation modes. It must be noted that resonant soft-switching cells were selected in this paper to implement the model not for limitations but because of the fact that such cells are good examples for their complicated mathematical equations.
The unified model covers selected dc-dc resonant softswitching families. This includes zero voltage switching (ZVS) and zero current switching (ZCS) quasi-resonant converter (QRC) unified switching cells , ZVS clamped voltage (CV) quasi square wave (QSW) unified switching cell , ZCS clamped current (CC) QSW unified switching cell , and zero voltage transition (ZVT) and zero current transition (ZCT) PWM unified switching cells [1] [2] [3] [4] . Developing the proposed unified model requires a complete set of unified steady state equations for different topologies and switching cells. The development procedure of the unified equations along with unified steady state analysis is discussed in [1] . Figure 1 shows a block diagram that represents the proposed model, where V in is the input voltage, L r and C r are the switching cell inductance and capacitance, R o is the switching cell load, M is the steady state gain, I Lr is the switching cell current waveform and V cr is the switching cell capacitor voltage waveform. Next section presents the unified steady state simulation model flow-chart while Section III discusses the implementation and related issues of the unified simulation model for a soft-switching topology taken as a demonstration example. Section IV presents a simulation example results and Section V presents generating the switching cell stateplane diagram. Finally the conclusion is given in section VI.
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II. UNIFIED STEADY-STATE MODEL FLOW-CHART
The general flow chart of the unified model is shown in Figure 2 . The flow chart explains the basic internal structure of the unified model and the way it works. 
III. UNIFIED STEADY-STATE MODEL IMPLEMENTATION
To introduce the proposed unified model development and related development issues and challenges, the zero current switching (ZCS) quasi-resonant (QRC) unified switching cell [1, 2] was selected.
A. Developing ZCS-QRC solution flowchart
The unified gain equation for the ZCS-QRC is given by [1] :
Where M is the overall input to output converter voltage gain, Implementing the flowchart in Pspice was not straightforward for the following two main reasons: First, Pspice is not a programming languageand hence it doesn't have variables or basic programming elements like "For" and "while" loops, and second the final output in Pspice is the result of object interaction and hence implementing different flow charts "or sub-programs" is confusing especially when trying to control the flow of the program and the proper way of communication between the objects.
To overcome the first issue there was a need for building the necessary programming tools based on existing Pspice elements; the most two important elements were creating variables and creating loops. Variables are symbols denoting a quantity. Variables can be implemented in Pspice using a capacitor with an additional circuit to control and The second important element is creating loops; loops are control structures which allow code to be executed iteratively. Loops have a start value, end value and a condition to terminate the loop. FOR loop was built in Pspice using a ramp source which has a start value and an end value, capacitor to store the value and finally an "ABM" Pspise block which contains the condition to break out from the loop. Figure 4 shows the basic FOR loop circuit The second issue was implementing the program in Pspice in acceptable way with correct timing and correct objects interactions. The system architecture includes a main block that pass certain values to other "sub-block" where those sub-blocks processes the information and update the Main-Block with the new values, based on those new values, the Main-Block decide whether to continue solving or to stop when a steady state solution is reached. Figure 5 shows this architecture implementation in Pspice where "Fns" is the block responsible for calculating the normalized switching frequency, "QZ" Block is the block responsible for calculating the characteristic impedance Zo and the Quality factor Q, "BG" block is the block responsible for calculating Alpha, Beta and Gamma values, "M" block is the block responsible for calculating the error between the calculated Fns value (calculated from M, Gamma, Beta. Q) and true Fns value (Calculated from user inputs of Lr, Cr and Fs), "SW" block is the block responsible for generating M value. To illustrate the development procedure of the sub-blocks one sub-block was chosen as an example. The other blocks follow the same logic.
B. Block development example: "SW Block":
"SW" block is the block responsible for generating M value; it is the engine of the model since all other blocks depends on its generated M value. The basic logic behind this block is going in "FOR" loop and increasing M value till error goes below certain threshold then stop and output the solution. Two main challenges in this block: first determining when breaking out from the loop, second programming the block to respond to changes in switching frequency. 
C. Determining if switching frequency changed or not?
For Quasi resonant cells, the output voltage is regulated by changing the switching frequency Fs [1] , switching frequency is an input variable, by monitoring this variable any changes in Fs can be detected, two main issues in implementing this function: first building a circuit that detect changes in Fs, second if there is a change in Fs the circuit should interrupt the system correctly to inform it of such changes. The circuit was build based on sample and hold concept, two sample and hold circuits were used with calculated amount of delay between the two circuits, this delay insures correct interruption of the system.
D. For loop in Pspice with breaking out capability
The actual implementation of the FOR Loop, which was explained initially in Section III, is a ramp source that keep charging a capacitor through an ideal switch, the monitored condition is the error signal; as long as the error is above predefined threshold, the switch is ON and the capacitor keep charging; once reaching the threshold the switch opens and the capacitor holds the steady state solutions. A latch was added (OR gate used as a memory element) in order not to lose the solution. Figure 6 shows the FOR loop with latch circuit and Figure 7 shows the circuit output. Changing the switching frequency means new solution is needed and the SW block was explained briefly here to know the basic working principle. However, the final complete block contains more functions to handle interrupts from the frequency change detection circuit and to manage the corresponding process to find the new solution. 
IV. SIMULATION EXAMPLE
A ZCS-QRC cell was simulated with the following values : Lr=3uH, Cr=0.02uF, Ro=12 ohm, Vin=25V, at this stage the model step response is shown by stepping switching frequency Fs from 500KHz to 250Khz. Figure 8 shows the gain (Vo/Vin) steady state response. The purpose of this stepping is to show how quickly the system finds a new steady state solution. This model can be used for feedback design in applications where output voltage is regulated by changing the switching frequency fs. Figure 9 shows the block diagram for the closed loop system. Finally the model can generate the steady state waveforms for the switching cell inductor current I Lr and switching cell capacitor voltage V cr Figure 10 shows the time domain waveforms. 
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V. GENERATING THE STATE-PLANE DIAGRAM
Using the resonant inductor current and the resonant capacitor voltage from the model outputs, the state-plane diagram can be generated as shown in Figure 11 . State-plane is a two dimensional diagram that sketches the state variables for a given switching cells at different modes of operation. State-plane is helpful in gaining better understanding of the cell operation, and is used in determining the control characteristic of soft-switching cell, in other words the converter design gain as a function of frequency and load can be obtained from the state-plane diagram. Moreover, The state variables peak values can be determined from the state plane. State-plane figure was successfully generated using the unified model the figure below shows the obtained state plane figure marked with corresponding values of α,β,ς. 
VI. CONCLUSION
In this paper a unified steady state model of softswitching converters is presented, the unified model is an easy and versatile way to simulate soft-switching and other complicated topologies. Also the unified model provides designers with better understanding of soft-switching topologies and offers a fast steady state solution in addition to providing accurate waveforms for different cell parameters and state-plane diagrams. It is also a good educational tool. Discussion, analysis, and simulations were presented.
